|
FPGA design and DSP programming
|
|
|
The controller is designed for two video-streams composition purposes: first stream is from CMOS sensor, the second is artificial computer-generated."Frame-by-frame" editing algorithm is embedded with ability to generate the resulting output stream with a different video resolution and standard. Silica (AVNET) debugging boards, Texas Instruments 6416 DSK and user-defined video input daughterboard are implemented in the system. |
 |
|
Download PDF - 53Kb |
|
The analyzer is intended for image analysis and processing. Three CMOS sensors are supplying data for subsequent 3D image reconstruction, according to a user-defined algorithm. AVNET (Silica) debugging boards and Texas Instruments 6416 DSK are applied for the controller. User-defined video input daughterboard has been developed for sensor`s connectivity. Micron MT9-SOC CMOS video-sensor with reading speed of 25 frames per second is used. |
 |
|
Download PDF - 201Kb |
|
The module acquires data from CMOS sensor and controls its analogue inputs. Hardware IP cores and image preprocessing IP cores are developed. Interface with host CPU was realized. |
 |
|
Download PDF - 41Kb |
|
The module is designed for reception, analysis and control of incoming data from various user transducers - up to 300 (weight, temperature, humidity, intensity of illumination, vibration, angularity, magnetic field and etc.). Memec (Avnet) debugging boards, user-defined daughterboard with DAC/ADC devices were applied for the controller implementation. |
 |
|
Download PDF - 58Kb |
|
JV "Proscan Special Instruments" resorted to our service of "CPLD programming". We developed a number of IP core controllers, ISA, DMA, SDRAM, CMOS of the sensor Fillfactory LUPA-4000-M. On the basis of Xilinx picoBlaze CPU core and developed IP cores, we developed CSoC projects for HS-301F-1 and HS-301F-TEM cameras that were further mass produced by the client. |
 |
|
Download PDF - 107Kb |
|
The controller is designed with ability to receipt, analyze and to distribute the user-defined UDP messages in Ethernet LAN. Two Memec (Avnet) debugging boards, user-defined daughterboard with six physical Ethernet PHY devices have been implemented in the present system. The system contains two Microblaze processor cores which exchange data via BRAM and one more Picoblaze processor core as an interrupt controller. The bundled messages are simultaneously receiving by six Ethernet controllers and forwarding for subsequent frames preprocessing, post-processing and future analysis. |
 |
|
Download PDF - 82Kb |
|
A video system of two controlled high-resolution (1280x1024) video cameras and 16 controlled light sources was developed for a European customer specializing in optical control systems. For this project, custom boards to manage the video system were developed on the basis of EPLD by Xilinx. |
 |
|
Download PDF - 64Kb |
|
|
|
